Fast Routing on the Reconfigurable Meshmichael

نویسنده

  • MICHAEL KAUFMANN
چکیده

We consider permutation routing problems on mesh connected processor arrays under a very weak model of reconnguration: we allow only uni-directional row or column buses, point-to-point communication, one-port-at-the-time serve by each processor. We present a scheme which is asympotically optimal for k-permutations, for any arbitrary k > 0. It works optimally on meshes of arbitrary dimensions d, from the linear array to hypercubic networks with d < n 1=3. We give an alternative scheme for 1-permutations, which is asymptotically slower, but with much better performance for realistic problem sizes.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Fast Navigation-Placement Tree Algorithm For Reconfigurable Computing System

Due to its potential to greatly accelerate a wide variety of applications, reconfigurable computing has become a subject of a great deal of research. In this paper, we explore the representation models of 1D routing structure and 2D routing structure, we also focus on the task scheduling that targets these representation models. A fast navigation-placement tree algorithm is proposed to formulat...

متن کامل

Efficient Place and Route for Pipeline Reconfigurable Architectures

In this paper, we present a fast and eficient compilation methodology for pipeline reconfigurable architectures. Our compiler back-end is much faster than conventional CAD tools, and fairly eficient. W e represent pipeline reconfigurable architectures by a generalized VLI W-like model. The complex architectural constraints are effectively expressed in terms of a single graph parameter: the rout...

متن کامل

TROUTE: A Reconfigurability-Aware FPGA Router

Since FPGAs are inherently reconfigurable, making FPGA designs generic does not reduce chip cost, as is the case for ASICs. However, designing and mapping lots of specialized FPGA designs introduces an extra EDA cost. We describe a two staged fully automatic FPGA tool flow that efficiently maps a generic HDL design to multiple specialized FPGA configurations. The mapping is fast enough to be ex...

متن کامل

Fast placement and routing by extending coarse-grained reconfigurable arrays with Omega Networks

Reconfigurable computing architectures are commonly used for accelerating applications and/or for achieving energy savings. However, most reconfigurable computing architectures suffer from computationally demanding placement and routing (P&R) steps. This problem may disable their use in systems requiring dynamic compilation (e.g., to guarantee application portability in embedded systems). Beari...

متن کامل

The Multi-context Reconfigurable Processing Unit for Fine-grain Computing

Due to the fast development of multimedia and communication applications, reconfigurable computing which has the great potential to accelerate a wide variety of applications is getting more and more important in computer architecture and software system. By mapping the computationally intense portions of an application into hardware, the application could be greatly accelerated. Reconfigurable ...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2007